

CLAIMS

What is claimed is:

- 1 1. An emulator for emulating a circuit design, the emulator comprising:
 - 2 a plurality of reconfigurable logic devices each including a plurality of reconfigurable
 - 3 logic elements;
 - 4 a first reconfigurable logic device of the plurality of reconfigurable logic devices
 - 5 including a first plurality of reconfigurable logic elements clocked by a first clock signal;
 - 6 a second reconfigurable logic device of the plurality of reconfigurable logic devices
 - 7 including a second plurality of reconfigurable logic elements clocked by a second clock
 - 8 signal; and
 - 9 wherein an input/output portion of the first reconfigurable logic device and an
 - 10 input/output portion of the second reconfigurable logic device are clocked by one or more
 - 11 signal routing clock signals which are independent of the first and second clock signals.
- 12
- 13 2. The emulator of claim 1, wherein the first clock signal and the second clock signal are
- 14 the same clock signal.
- 15
- 16 3. The emulator of claim 1, further comprising:
 - 17 at least one interconnect device interconnecting the plurality of reconfigurable logic
 - 18 devices, wherein the input/output portion of the first reconfigurable device is clocked by a

19 first signal routing clock signal, wherein the input/output portion of the second reconfigurable
20 device is clocked by a second signal routing clock signal, wherein a first portion of the at
21 least one interconnect device is clocked by the first signal routing clock signal, and wherein a
22 second portion of the at least one interconnect device is clocked by the second signal routing
23 clock signal.

1 4. The emulator of claim 1, wherein the plurality of reconfigurable logic devices
2 comprises a plurality of field programmable gate arrays (FPGAs).

1 5. The emulator of claim 1, wherein each of the plurality of interconnect devices
2 includes a plurality of multiplexers for time multiplexing data transfers to and from another
3 interconnect device of the plurality of interconnect devices.

1 6. The emulator of claim 1, wherein a third subset of the plurality of reconfigurable logic
2 devices is clocked at least in part in a third time domain which is different than the first and
3 second time domains.

4

5 7. The emulator of claim 1, further comprising a bi-directional data transfer connection,
6 situated between a first reconfigurable logic device of the plurality of reconfigurable logic
7 devices and a first interconnect device of the plurality of interconnect devices, providing
8 simultaneous bi-directional data transfer between the first reconfigurable logic device and the
9 first interconnect device via a single wire or trace.

10

11 8. The emulator of claim 7, wherein the first reconfigurable logic device includes a
12 detection logic for determining a signal value asserted by the first interconnect device based
13 at least in part on a voltage level of the bi-directional data transfer connection.

14

15 9. The emulator of claim 8, wherein the detection logic is also for determining the signal
16 value asserted by the first interconnect device based at least in part on a signal value asserted
17 by the first reconfigurable logic device.

1 10. A multi-clocked routing chip for use in an emulation system, the multi-clocked

2 routing chip comprising:

3 a reconfigurable static routing circuit;

4 a first set of input/output circuitry coupled to provide inputs to and receive outputs
5 from the reconfigurable static routing circuit, wherein the first set of input/output circuitry is
6 clocked by a first clock signal; and

7 a second set of input/output circuitry coupled to provide inputs to and receive outputs
8 from the reconfigurable static routing circuit, wherein the second set of input/output circuitry
9 is clocked by a second clock signal different than the first clock signal.

1 11. The multi-routing chip of claim 10, wherein the first and second sets of input/output
2 circuitry each includes a plurality of one-to-n demultiplexers and a plurality of n-to-one
3 multiplexers, where n is an integer greater than 1.

1 12. The multi-routing chip of claim 10, further comprising a third set of input/output
2 circuitry coupled to provide inputs to and receive outputs from the reconfigurable static
3 routing circuit, wherein the third set of input/output circuitry is clocked by a third clock
4 signal different than the first and second clock signals.

1 13. An emulation system comprising:
2 a first plurality of reconfigurable logic devices;
3 a second plurality of reconfigurable logic devices;
4 a third plurality of reconfigurable logic devices;
5 a first time multiplexed interconnection coupled to and situated between the first
6 plurality of reconfigurable logic devices and the second plurality of reconfigurable logic
7 devices; and
8 a second time multiplexed interconnection coupled to and situated between the
9 second plurality of reconfigurable logic devices and the third plurality of reconfigurable logic
10 devices, wherein clocking of the second time multiplexed interconnection is independent of
11 clocking of the first time multiplexed interconnection.

1 14. The emulation system of claim 13, wherein each of the first plurality of
2 reconfigurable logic devices, each of the second plurality of reconfigurable logic devices, and
3 each of the third plurality of reconfigurable logic devices is a field programmable gate array
4 (FPGA).

1 15. The emulation system of claim 13, wherein the first time multiplexed interconnection
2 includes a first set of input/output circuitry of a multi-clocked routing chip and the second
3 time multiplexed interconnection includes a second set of input/output circuitry of the multi-
4 clocked routing chip.

16. The emulation system of claim 13, wherein the first time multiplexed interconnection
includes a first plurality of multiplexers and demultiplexers, and the second time multiplexed
interconnection includes a second plurality of multiplexers and demultiplexers.

1 17. A system comprising:
2 a first chip;
3 a second chip; and
4 a bi-directional data transfer connection, situated between the first chip and the
5 second chip, providing simultaneous bi-directional data transfer between the first and second
6 chips via a single wire or trace.

7
8 18. The system of claim 17, wherein the first chip includes a detection logic for
9 determining a signal value asserted by the second chip based at least in part on a voltage level
10 of the bi-directional data transfer connection.

11

12 19. The system of claim 18, wherein the detection logic is also for determining the signal
13 value asserted by the second chip based at least in part on a signal value asserted by the first
14 chip.

15

16 20. The system of claim 17, wherein the system comprises an emulator and the first chip
17 comprises a first reconfigurable logic device of a plurality of reconfigurable logic devices.

18

19 21. The system of claim 20, wherein the second chip comprises a first interconnect device
20 of a plurality of interconnect devices interconnecting the plurality of reconfigurable logic
21 devices.

22

23 22. The system of claim 20, wherein the second chip comprises a second reconfigurable
24 logic device of the plurality of reconfigurable logic devices.

25